Cost-oriented design of a 14-bit current steering DAC macrocell
نویسندگان
چکیده
This paper presents the design concept and implementation of a 14-bit current steering DAC macrocell for a SOC in 0.13um CMOS. The design approach minimizes total fabrication cost of the SOC. The paper demonstrates that using this approach smaller and economically efficient DACs will result without a loss to specified design requirements.
منابع مشابه
Digital Calibration Method for Binary-Weighted Current-Steering D/A-Converters without Calibration ADC
A new digital calibration scheme for a 14 bit binary weighted current-steering digital-to-analog converter (DAC) is presented. This scheme uses a simple current comparator for the current measurement instead of a high-resolution ADC. Therefore, a faster calibration cycle and smaller additional circuits are possible compared to the scheme with the high-resolution ADC. In the proposed calibration...
متن کاملA compact 12-bit DAC with novel bias scheme
A compact and low-power design of a 12-bit binary-weighted current-steering DAC is presented. Instead of 4096 unit current cells, the proposed design uses 192 unit current sources with two reference currents. The silicon area of the generation circuit of two reference currents is very compact as well. The area of the total current source arrays is smaller than four times the area of 6-bit curre...
متن کاملA Novel Architecture for Current-steering Digital to Analog Converters
This paper presents a novel Current Steering Digital to Analog Converter architecture to reduce area as well as power dissipation. The current cells of conventional binary weighted architecture require larger size of transistors for MSBs. In this paper, same sized current cell transistors for MSBs as that of LSBs and a current mirror circuit is used between the load and MSBs to provide necessar...
متن کاملA Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme
This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The ...
متن کاملA Design of Linearity Built-in Self-Test for Current-Steering DAC
In this paper, a current-mode Built-In Self-Test (BIST) scheme is proposed for on-chip estimating static non-linearity errors in current-steering digital-to-analog converters (DACs). The proposed DAC BIST scheme is designed to verify a 10-bit segmented current-steering DAC, consist of a 5-bit coarse DAC and a 5-bit fine one. This proposed BIST scheme includes a current-mode sample-and-differenc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003